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CONTENTS
o TSV
o Poly layer patterned
o Trench top completely sealed
o Verified by etching back shown in SEM’s 
o A wafer cleaved for profile
o A small void exit only at the bottom of the trenches shown in 
SEM’s
o Resistivity measured from 4-point probe
o 0.008 Ω-cm
o Parasitic capacitance measured
o ~16 pF with LCR meter
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VIA CLUSTERS SEEN FROM THE SURFACE
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15 um wide opening Vias23 um wide opening Vias
The two SEM’s above show the patterned poly layers with clusters of vias isolated by 
rectangular sections.
TOP VIEW OF THE VIAS AT THE OPENING
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15 um wide opening Vias23 um wide opening Vias
Both vias are completely filled and sealed from the top as shown in the above 
SEM’s.  The different concentric pattern at the openings are due to the two-time 
etching back and three-time poly refill.  This was further verified by etching back 
from the poly from the top for 10 um.
TOP VIEW OF THE VIA OPENING AFTER 10-UM 
ETCH BACK USING BOSCH PROCESS
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15 um wide opening Vias23 um wide opening Vias
It might appear bottomless but in fact sealed.  The 
layers represent the number of etching cycles.
TSV CROSS-SECTION
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15 um wide opening Vias23 um wide opening Vias
As seen in the x-section.  There are still a smaller void present in the trenches.  The 
diameter of the voids is about 2.5 um.  The length of the large vias is about 80 um 
more than the small ones.  The trenches seem to have a very straight profiles poly 
voids seem to present at the bottom quarter of the vias.
PARASITIC CAPACITANCE APPROXIMATION
o Calculation based on parallel plate model
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The measured value using Agilent E4980A Precision LCR meter is 
approximately 16.0 pF, under the conditions of 20 Hz and voltage level of 2V.
NEXT UP
Wafers are ready to be sent to be thinned and 
polished from the backside down to 295 +/-5 
um if the silicon dioxide layer does not require 
any patterning.
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